

## ACCEPTED PAPERS

ID	1st author	Title
# 1	W.K. Yeh	Thermal effect of 0.1 um Partially Depleted SOI CMOSFET
# 7	V.N. Dobrovolsky	Reversed Electron-Hole Pair Transport in SOI Structure
# 9	W.D. Zhang	Dependence of energy distributions of interface states on stress conditions
# 10	W.D. Zhang	On the mechanism of electrone trap generation in gate oxides
# 11	J.F. Zhang	Relation between hole traps and non- reactive hydrogen induced positive charges
# 13	B.J. Mrstik	Reduction in DVfb During Hole Injection in Thermal Oxides that have been Ion Implanted
# 15	H. Kageshima	Theory of Si thermal oxide growth rate taking into account interfacial Si emission effects
# 17	R.S. Johnson	Fixed Charge and Interface Traps at Interfaces between Si (100) and Al <sub>2</sub> O <sub>3</sub> and Ta <sub>2</sub> O <sub>5</sub> -Al <sub>2</sub> O <sub>3</sub> alloys
# 18	F. Gámiz	Electron transport in ultrathin Silicon-On-Insulator structures
# 19	R. van Schaijk	Compact poly-CMP embedded flash memory
# 21	M. Houssa	Defect generation in ultra-thin SiO <sub>2</sub> gate layers and SiO <sub>2</sub> /ZrO <sub>2</sub> gate stacks and the dispersive transport model
# 23	A. Bongiorno	Oxygen diffusion in amorphous SiO <sub>2</sub> : A first-principle investigation
# 24	S. Lombardo	Intrinsic Dielectric Breakdown of Ultra-thin Gate Oxides
# 25	A. Scarpa	Tail bit implications in advanced 2T flash memory device reliability
# 30	I. Bloom	NROM - a New Non Volatile Memory Technology: from Device to Products
# 32	A. Cester	Analysis and Modelling of the Soft Breakdown Current fluctuations
# 33	S.A. Campbell	High Mobility HfO <sub>2</sub> N- and P- Channel Transistors
# 34	E.M. Vogel	Reliability of Ultrathin Silicon Dioxide Under Substrate Hot-electron, Substrate Hot-hole, and Tunneling Stress
# 35	I. Lagnado	Integration of Si and and SiGe with Al <sub>2</sub> O <sub>3</sub> (sapphire)
# 37	R. Ludeke	Imaging of oxide and interface charge in SiO <sub>2</sub> / Si
# 38	J.R. Schwank	A Silicon-on-Insulator Non-Volatile Field-Effect Transistor Memory
# 39	Y. Ono	Single-Electron and Quantum SOI Devices
# 40	G. Lucovsky	Electron structure on transition metal atoms in silicat alloys: contribution to bulk interface gates dielectric properties
# 41	M.I. Vexler	Compact Quantum Model for a Silicon MOS Tunnel Diode
# 42	F. Crupi	Current noise in a quantum point contact at the oxide hard-breakdown
# 43	T. Dittrich	Defect transformation under growth of submonolayer oxides on silicon surfaces at low temperatures
# 47	J. Suñé	Modeling breakdown and breakdown statistics of ultrathin SiO <sub>2</sub> gate oxides
# 48	M. Porti	Propagation of the SiO <sub>2</sub> Breakdown event on MOS stuctures observed with Conductive Atomic Force Microscopy
# 49	T. Gebel	Non-volatile memories based on Si <sup>+</sup> -implanted Gate oxides
# 51	S. Huth	Localization and detailed investigation of gate oxide integrity defects in silicon MOS structures
# 52	R.E. Stahlbush	Interface Traps and Bulk Defects in SiC MOSFETs Studied by Light Emission
# 54	A. Ghetti	Characterization and modeling of the tunneling current in Si/SiO <sub>2</sub> /Si structures with ultra-thin oxide layer
# 55	M. Bain	SiGe HBTs on Bonded Wafer Substrates

# 56	A. Bravaix	Hot-Carrier Reliability study of Second and First Impact Ionization degradation in 0.15 micron Channel-Length N-MOSFET's
# 57	M.L. Polignano	Interface properties of annealed and nitrided HTO layers
# 61	D. Ielmini	A New Two-Trip Tunneling Model for the Anomalous SILC in Flash Memoreis
# 63	A. Vandooren	Degradation Mechanisms in SOI n-channel LDMOSFETs
# 64	E. Wu	Interplay of Voltage and Temperature Acceleration of Oxide Breakdown for Ultra-thin Oxides
# 65	H.N. Al-Shareef	Nitridation of Gate Dielectrics By Remote Plasma (RPN) and Decoupled Plasma (DPN) Nitridation
# 66	J. Walczak	The Remote Roughness Mobility resulting from the Ultrathin SiO <sub>2</sub> Thichness Nonuniformity in the DG SOI and Bulk MOS Transistors
# 67	B. Kaczer	Explanation of nMOSFET substrate current after hard gate oxide breakdown
# 68	B.E. Weir	Soft Breakdown at All Positions Along the N-MOSFET
# 69	M. Mastrapasqua	Measurements of low field mobility in ultra-thin SOI n- and p-MOSFETs
# 71	A. Kumar	A Simple and Direct Technique for Interface Characterisation of SOI - MOSFETs and its Application in Sub 100nm JVD-MNSFETs
# 74	F. Lime	Impact of gate tunneling leakage on the operation of n-MOS transistors with ultra-thin gate oxides
# 75	F. Rahmoune	Si-SiO <sub>2</sub> interface trap capture properties
# 76	P.J. Macfarlane	Trapping Dependent H <sup>+</sup> Motion in SIMOX Buried Oxides
# 77	G. Borsoni	Dependence of Ultra Thin SiO <sub>2</sub> Layers Formation by Ultra Slow Single and Multicharged Ions on Process Conditions
# 79	M. Alam	A Computational Model for Oxide Breakdown: Theory and Experiments
# 80	K. Komiya	Spectroscopic Analysis of Stress-Induced Defects in Thin Silicon Oxide Films
# 81	J. Diener	Resonant Energy Transfer at the Silicon-Silicon Oxide Interface and the Possibility of Nonthermal Processing
# 82	A. Rivera	Deuterium interactios with buried oxides
# 83	M. Staedele	Direct and defect-assisted tunneling through ultrathin SiO <sub>2</sub> gate oxides in MOSFET's - new insights from atomistic calculations
# 84	S. Okhonin	Transient effects in PD SOI NMOSFETs
# 85	R. Zingg	High-voltage, double-gate devices on SOI
# 86	A. Chimenton	Threshold voltage spread in Flash Memories under a constant DQ erasing scheme
# 87	D.-O. Lee	Studies of Liquid Misted Deposited High-k Dielectrics for MOS Gates
# 88	G. Lloyd	The Properties of MOS Stuctures using Conjugated Polymers as the Semiconductor
# 89	W. Eccleston	Carrier generation and current flow at the interface between polysilicon and an SiO <sub>2</sub> gate dielectrics
# 91	S. Takagi	Carrier Trasport Properties of Thin Gate Oxides after Soft and Hard Breakdown
# 92	C. Leroux	Extraction of oxide thickness in the nanometer range using C(V) characteristics
# 93	J. Pretet	Electrical evaluation of innovating processes for SOS materials
# 94	E.P. Gusev	Ultrathin High-K Metal Oxides on Silicon: Processing Characterisation and Integration Issues
# 95	S. Miyazaki	Characterization of Ultrathin Zirconium Oxide Films on Silicon Using Photoelectrons Spectroscopy
# 96	V.V. Afanas'ev	Positive Charging of Thermal SiO <sub>2</sub> Layers: Hole Trapping versus Proton Trapping
# 97	V.V. Afanas'ev	Energy Barriers between (100) Si and Al <sub>2</sub> O <sub>3</sub> and ZrO <sub>2</sub> -Based Dielectric Stacks: Internal Electron Photo Emission Measurements
# 100	H. Takasu	Ferroelectric Memories and Their Applications
# 101	D-S. Kuo	A Flash-based SOC Technology Using Split-gate Cell
# 102	L. Manchanda	Multi-component High Key Gate Dielectrics for the Silicon Industry

# 104	J. Pretet	Channel-width dependance of floating body effects in STI- and LOCOS- isolated MOSFETS
# 105	D. Esseni	BipFLASH: A Novel Non Volatile Memory Cell Concept for High Speed - Low Power Applications
# 106	F. Widdershoven	Extraction of gate oxide thickness from C-V measurements
# 107	M. Heyns	High- $\kappa$ dielectric materials prepared by Atomic Layer CVD
# 108	D. Esseni	Experimental evidence of low voltage anode hole injection in thin oxides
# 110	G. Campardo	Architecture of Non Volatile Memory with Multi-bit cells